Verification Engineer Jobs in Phoenix, AZ

Refine Results
1 - 5 of 5 Jobs

Sr Advanced FPGA/ASIC Verification Engineer

Honeywell

Phoenix, Arizona, USA

Full-time

Innovate to solve the world's most important challenges The future is what you make it. When you join Honeywell, you become a member of our global team of thinkers, innovators, dreamers and doers who make the things that make the future. That means changing the way we fly, fueling jets in an eco-friendly way, keeping buildings smart and safe and even making it possible to breathe on Mars. Working at Honeywell is not just about developing cool things. That is why all of our employees enjoy access

Senior ASIC Verification Engineer

CIENA Corporation

Gilbert, Arizona, USA

Full-time

Ciena is committed to our people-first philosophy. Our teams enjoy a culture focused on prioritizing a personalized and flexible work environment that empowers an individual's passions, growth, wellbeing and belonging. We're a technology company that leads with our humanity-driving our business priorities alongside meaningful social, community, and societal impact. Why Ciena: You will be a member of a successful team working at forefront of technological innovation focused on innovative technol

Senior ASIC / FPGA Design Verification Engineer

Technical Link

Remote

Contract

6 Months Fully remote Verification RESPONSIBILITIES The senior verifier will be called upon to: develop SystemVerilog (or VHDL) test benches for the verification of ASICs or FPGAs;apply the various techniques and approaches of the Universal Verification Methodology (UVM);contribute to the development of the test infrastructure;document and report problems found to designers and assist them in identifying the source of the problems;support laboratory testing.QUALIFICATIONS Experience in writing

ASIC Verification Engineer

Q1 Technologies, Inc.

Remote or Santa Clarita, California, USA

Full-time, Third Party, Contract

Job Title : ASIC Verification Engineer Location: Bay Area, CA & Austin, Texas (Onsite only) Opening 10 Mandatory Skills: Design Verification, UVM, IP, SOC, System Verilog Job Description: Experience in pre-silicon RTL Verification /IP Verification / SOC verification Strong knowledge of System Verilog and working knowledge of recent verification methodologies (UVM) Domain expertise in one or more of the following areas System-on-a-chip verification with multiple CPUs and fixed function units